summaryrefslogtreecommitdiff
path: root/FPGA/codec_clock/codec_clock.bsf
diff options
context:
space:
mode:
authorPacien TRAN-GIRARD2014-06-13 16:06:19 +0200
committerPacien TRAN-GIRARD2014-06-13 16:06:19 +0200
commit70318492f3472ff2ec3b1735cf69a4eef1f6a51d (patch)
tree0f4243099ea9379bc164dc37a9fee3ab255f0f7e /FPGA/codec_clock/codec_clock.bsf
parentd091bb2cb82f66d187df8f3aba6afcf4041b72ce (diff)
downloadfpga-home-automation-70318492f3472ff2ec3b1735cf69a4eef1f6a51d.tar.gz
Update project
Diffstat (limited to 'FPGA/codec_clock/codec_clock.bsf')
-rw-r--r--FPGA/codec_clock/codec_clock.bsf50
1 files changed, 50 insertions, 0 deletions
diff --git a/FPGA/codec_clock/codec_clock.bsf b/FPGA/codec_clock/codec_clock.bsf
new file mode 100644
index 0000000..c112470
--- /dev/null
+++ b/FPGA/codec_clock/codec_clock.bsf
@@ -0,0 +1,50 @@
1/*
2WARNING: Do NOT edit the input and output ports in this file in a text
3editor if you plan to continue editing the block that represents it in
4the Block Editor! File corruption is VERY likely to occur.
5*/
6/*
7Copyright (C) 1991-2013 Altera Corporation
8Your use of Altera Corporation's design tools, logic functions
9and other software and tools, and its AMPP partner logic
10functions, and any output files from any of the foregoing
11(including device programming or simulation files), and any
12associated documentation or information are expressly subject
13to the terms and conditions of the Altera Program License
14Subscription Agreement, Altera MegaCore Function License
15Agreement, or other applicable license agreement, including,
16without limitation, that your use is for the sole purpose of
17programming logic devices manufactured by Altera and sold by
18Altera or its authorized distributors. Please refer to the
19applicable agreement for further details.
20*/
21(header "symbol" (version "1.2"))
22(symbol
23 (rect 16 16 152 112)
24 (text "codec_clock" (rect 5 0 76 13)(font "Arial" (font_size 8)))
25 (text "inst" (rect 8 81 26 92)(font "Arial" ))
26 (port
27 (pt 0 32)
28 (input)
29 (text "clk" (rect 0 0 18 13)(font "Arial" (font_size 8)))
30 (text "clk" (rect 21 27 39 40)(font "Arial" (font_size 8)))
31 (line (pt 0 32)(pt 16 32))
32 )
33 (port
34 (pt 0 48)
35 (input)
36 (text "resetn" (rect 0 0 36 13)(font "Arial" (font_size 8)))
37 (text "resetn" (rect 21 43 57 56)(font "Arial" (font_size 8)))
38 (line (pt 0 48)(pt 16 48))
39 )
40 (port
41 (pt 136 32)
42 (output)
43 (text "xti_mclk" (rect 0 0 48 13)(font "Arial" (font_size 8)))
44 (text "xti_mclk" (rect 67 27 115 40)(font "Arial" (font_size 8)))
45 (line (pt 136 32)(pt 120 32))
46 )
47 (drawing
48 (rectangle (rect 16 16 120 80))
49 )
50)