diff options
author | Pacien TRAN-GIRARD | 2014-06-15 15:28:10 +0200 |
---|---|---|
committer | Pacien TRAN-GIRARD | 2014-06-15 15:28:10 +0200 |
commit | 4762ef9b7238f67d065775b752ebf51289c1f437 (patch) | |
tree | fb88da863e1bbc068d8258b285663013233ebe7b /FPGA/codec_clock/clock_divider.bsf | |
parent | fdd5c7e084529b2a09bed21aef44eb56e82075dc (diff) | |
download | fpga-home-automation-4762ef9b7238f67d065775b752ebf51289c1f437.tar.gz |
Clean project
Diffstat (limited to 'FPGA/codec_clock/clock_divider.bsf')
-rw-r--r-- | FPGA/codec_clock/clock_divider.bsf | 61 |
1 files changed, 0 insertions, 61 deletions
diff --git a/FPGA/codec_clock/clock_divider.bsf b/FPGA/codec_clock/clock_divider.bsf deleted file mode 100644 index de8cb37..0000000 --- a/FPGA/codec_clock/clock_divider.bsf +++ /dev/null | |||
@@ -1,61 +0,0 @@ | |||
1 | /* | ||
2 | WARNING: Do NOT edit the input and output ports in this file in a text | ||
3 | editor if you plan to continue editing the block that represents it in | ||
4 | the Block Editor! File corruption is VERY likely to occur. | ||
5 | */ | ||
6 | /* | ||
7 | Copyright (C) 1991-2013 Altera Corporation | ||
8 | Your use of Altera Corporation's design tools, logic functions | ||
9 | and other software and tools, and its AMPP partner logic | ||
10 | functions, and any output files from any of the foregoing | ||
11 | (including device programming or simulation files), and any | ||
12 | associated documentation or information are expressly subject | ||
13 | to the terms and conditions of the Altera Program License | ||
14 | Subscription Agreement, Altera MegaCore Function License | ||
15 | Agreement, or other applicable license agreement, including, | ||
16 | without limitation, that your use is for the sole purpose of | ||
17 | programming logic devices manufactured by Altera and sold by | ||
18 | Altera or its authorized distributors. Please refer to the | ||
19 | applicable agreement for further details. | ||
20 | */ | ||
21 | (header "symbol" (version "1.1")) | ||
22 | (symbol | ||
23 | (rect 16 16 176 96) | ||
24 | (text "clock_divider" (rect 5 0 56 12)(font "Arial" )) | ||
25 | (text "inst" (rect 8 64 20 76)(font "Arial" )) | ||
26 | (port | ||
27 | (pt 0 32) | ||
28 | (input) | ||
29 | (text "clk" (rect 0 0 10 12)(font "Arial" )) | ||
30 | (text "clk" (rect 21 27 31 39)(font "Arial" )) | ||
31 | (line (pt 0 32)(pt 16 32)(line_width 1)) | ||
32 | ) | ||
33 | (port | ||
34 | (pt 0 48) | ||
35 | (input) | ||
36 | (text "resetn" (rect 0 0 24 12)(font "Arial" )) | ||
37 | (text "resetn" (rect 21 43 45 55)(font "Arial" )) | ||
38 | (line (pt 0 48)(pt 16 48)(line_width 1)) | ||
39 | ) | ||
40 | (port | ||
41 | (pt 160 32) | ||
42 | (output) | ||
43 | (text "en_user" (rect 0 0 33 12)(font "Arial" )) | ||
44 | (text "en_user" (rect 106 27 139 39)(font "Arial" )) | ||
45 | (line (pt 160 32)(pt 144 32)(line_width 1)) | ||
46 | ) | ||
47 | (parameter | ||
48 | "board_frequency" | ||
49 | "50000000.0" | ||
50 | "" | ||
51 | (type "PARAMETER_SIGNED_FLOAT") ) | ||
52 | (parameter | ||
53 | "user_frequency" | ||
54 | "4.0" | ||
55 | "" | ||
56 | (type "PARAMETER_SIGNED_FLOAT") ) | ||
57 | (drawing | ||
58 | (rectangle (rect 16 16 144 64)(line_width 1)) | ||
59 | ) | ||
60 | (annotation_block (parameter)(rect 176 -64 276 16)) | ||
61 | ) | ||